Average-Case Optimized Technology Mapping of One-Hot Domino CircuitsAverage-Case Optimized Transistor-Level Technology Mapping of Extended Burst-Mode Circuits

نویسندگان

  • Wei-Chun Chou
  • Peter A. Beerel
  • Ran Ginosar
  • Rakefet Kol
  • Chris J. Myers
  • Shai Rotem
  • Kenneth S. Stevens
  • Kenneth Y. Yun
چکیده

We describe an automated method (3D-map) for determining near-optimal decomposed generalized C-element (gC) implementations of extended burst-mode asynchronous controllers. Average-case optimization is performed so that frequent paths are accelerated, possibly at the expense of less frequent paths. The overall effect, as quantified using Elmore delay analysis, is a circuit that has near-optimal performance for the average or common case.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Average-Case Optimized Transistor-Level Technology Mapping of Extended Burst-Mode Circuits'

We describe an automated method (3D-map) for determining near-optimal decomposed generalized C-clement (gC) implementations of extended burst-mode asynchronous controllers. Average-case optimization is performed so that frequent paths are accelerated, possibly at the expense of less frequent paths. The overall effect, as quantified using Elmore delay analysis, is a circuit that has near-optimal...

متن کامل

Average-Case Optimized Technology Mapping of One-Hot Domino Circuits

This paper presents a technology mapping technique for optimizing the average-case delay of asynchronous combinational circuits implemented using domino logic and one-hot encoded outputs. The technique minimizes the critical path for common input patterns at the possible expense of making less common critical paths longer. To demonstrate the application of this technique, we present a case stud...

متن کامل

Average-case technology mapping of asynchronous burst-mode circuits

This paper presents a technology mapper that optimizes the average performance of asynchronous burst-mode control circuits. More specifically, the mapper can be directed to minimize either the average latency or the average cycle time of the circuit. The input to the mapper is a burst-mode specification and its NAND-decomposed unmapped network. The mapper pre-processes the circuit’s specificati...

متن کامل

Optimizing average-case delay in technology mapping of burst-mode circuits

This paper presents technology mapping techniques that optimize for average case delay of asynchronous burst-mode control circuits. First, the speci cation of the circuit is analyzed using stochastic techniques to determine the relative frequency of occurrence of each state transition. Then, subject to timing and area constraints, the technology mapper minimizes the sum of the cycle times of th...

متن کامل

Power efficient technology decomposition and mapping under an extended power consumption model

We propose a new power consumption model which accounts for the power consumption at the internal nodes of a cmos gate. Next, we address the problem of minimizing the average power consumption during the technology dependent phase of logic synthesis. Our approach consists of two steps. In the rst step, we generate a nand decomposition of an optimized Boolean network such that the sum of average...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998